CMOS NAND Gate Circuit Diagram | Working Principle
文章推薦指數: 80 %
Fig. 3.3 shows CMOS NAND Gate Circuit Diagram 2-input NAND gate. It consists of two P-channel MOSFETs, Q1 and Q2, connected in parallel and two N-channel ... Skiptocontent Home»DigitalIntegratedCircuits»CMOSNANDGateCircuitDiagram CMOSNANDGateCircuitDiagram: Fig.3.3showsCMOSNANDGateCircuitDiagram2-inputNANDgate.ItconsistsoftwoP-channelMOSFETs,Q1andQ2,connectedinparallelandtwoN-channelMOSFETs,Q3andQ4connectedinseries. P-channelMOSFETisONwhenitsgatevoltageisnegativewithrespecttoitssourcewhereasN-channelMOSFETisONwhenitsgatevoltageispositivewithrespecttoitssource Fig.3.3(a)showstheequivalentswitchingcircuitwhenbothinputsarelow.Here,thegatesofbothP-channelMOSFETsarenegativewithrespecttotheirsources,sincethesourcesareconnectedto+VDD.Thus,Q1andQ2arebothON.Sincethegate–to–sourcevoltagesofQ3andQ4(N-channelMOSFETs)areboth0V,thoseMOSFETsareOFF.Theoutputisthereforeconnectedto+VDD (HIGH)throughQ1 andQ2andisdisconnectedfromground,asshownintheFig.3.3(b). Fig.3.3(c)showstheequivalentswitchingcircuitwhenA=0andB=+VDD.Inthiscase,Q1isonbecauseVGS1 =−VDDandQ4isONbecauseVGS4 =+VDD.MOSFETsQ2andQ3areoffbecausetheirgate-to-sourcevoltagesare0V.SinceQ1isONandQ3isOFF,theoutputisconnectedto+VDDanditisdisconnectedfromground.WhenA=+VDDandB=0V,thesituationissimilar(notshown);theoutputisconnectedto+VDDthroughQ2anditisdisconnectedfromgroundbecauseQ4isOFF.Finally,whenbothinputsarehigh(A=B=+VDD),MOSFETsQ1andQ2arebothOFFandQ3andQ4arebothON.Thus,theoutputisconnectedtothegroundthroughQ3 andQ4anditisdisconnectedfrom+VDD. TheTable3.2summarizestheoperation of2-inputCMOSInverterNANDgate. Postnavigation ←PreviousPostNextPost→ RelatedPosts: Search MainCategories Circuits ElectricalDrives ElectricalMachines ElectronicCommunication ElectronicDevices ElectronicInstrumentation HighVoltage IntegratedCircuits Microprocessors ModernPowerSystem NetworkAnalysis PowerSystem PowerSystemProtection ElectricalandElectronicsImportantQuestionsandAnswers Comparisons RecentArticle CurrentComponentsinPNJunctionDiode WhatisanIdealDiode–WorkinganditsV-ICharacteristics DifferencebetweenZenerBreakdownandAvalancheBreakdown BreakdownVoltageofPNJunctionDiode DiodeFailureModesandCauses ExplainSteadyStateConditionsinSemiconductor MetalSemiconductorJunctions ZerobiasPNjunction SpaceChargeRegionataJunction ChargeNeutralityEquationinSemiconductor EquilibriumConditionsinSemiconductorPhysics BasicStructureofPNJunctioninSemiconductor WhatisHallEffectinSemiconductor? ContinuityEquationinSemiconductor CarrierLifetimeinSemiconductor ToReceiveUpdates
延伸文章資訊
- 1CMOS NAND Gates datasheet - Texas Instruments
- 2CMOS NAND Gate Circuit Diagram | Working Principle
Fig. 3.3 shows CMOS NAND Gate Circuit Diagram 2-input NAND gate. It consists of two P-channel MOS...
- 3反及閘- 維基百科,自由的百科全書 - Wikipedia
反及閘(英語:NAND gate)是數位邏輯中實現邏輯與非的邏輯閘。若輸入均為高電平(1),則輸出為低電平(0);若輸入中至少有一個為低電平(0),則輸出為高電平(1) ...
- 4Basic CMOS Logic Gates - Technical Articles - EE Power
A NAND gate places two n-channel transistors in series to ground and two p-channel transistors in...
- 5CMOS Static NAND Gate
CMOS NAND Gate Transient Analysis n. Worst-case situation for low-to-high transition: only one of...