CMOS Gate Circuitry | Logic Gates | Electronics Textbook
文章推薦指數: 80 %
A CMOS NOR gate circuit uses four MOSFETs just like the NAND gate, except that its transistors are differently arranged. Instead of two paralleled sourcing ( ... NetworkSites: Latest News TechnicalArticles Latest Projects Education Latest News TechnicalArticles MarketInsights Education LogIn Join Login JoinAAC Orsigninwith Facebook Google LinkedIn GitHub 0:00 / 0:00 Podcast Latest Subscribe Google Spotify Apple iHeartRadio Stitcher Pandora TuneIn Menu Articles Latest News Projects TechnicalArticles IndustryArticles IndustryWhitePapers Forums Latest HardwareDesign Embedded&Programming Education Math&Science Community Education Textbooks VideoLectures&Tutorials Worksheets IndustryWebinars VirtualWorkshops Tools Calculators PartSearch TestEquipmentDatabase BomTool ICDesignCenter Videos Latest NewProducts VideoTutorials On-DemandWebinars TechChats VirtualWorkshops Datasheets Giveaways Industry Tech Days Podcast Connectwithus NetworkSites: Textbook CMOSGateCircuitry JoinourEngineeringCommunity!Sign-inwith: Home Textbook Vol.IV-Digital LogicGates CMOSGateCircuitry PagesinChapter3 DigitalSignalsandGates TheNOTGate The“Buffer”Gate Multiple-inputGates TTLNANDandANDgates TTLNORandORgates CMOSGateCircuitry Special-outputGates GateUniversality LogicSignalVoltageLevels DIPGatePackaging CMOSGateCircuitry Chapter3-LogicGates PDFVersion Upuntilthispoint,ouranalysisoftransistorlogiccircuitshasbeenlimitedtotheTTLdesignparadigm,wherebybipolartransistorsareused,andthegeneralstrategyoffloatinginputsbeingequivalentto“high”(connectedtoVcc)inputs—andcorrespondingly,theallowanceof“open-collector”outputstages—ismaintained.This,however,isnottheonlywaywecanbuildlogicgates. Field-EffectTransistors Field-effecttransistors,particularlytheinsulated-gatevariety,maybeusedinthedesignofgatecircuits.Beingvoltage-controlledratherthancurrent-controlleddevices,IGFETstendtoallowverysimplecircuitdesigns.Takeforinstance,thefollowinginvertercircuitbuiltusingP-andN-channelIGFETs: Noticethe“Vdd”labelonthepositivepowersupplyterminal.Thislabelfollowsthesameconventionas“Vcc”inTTLcircuits:itstandsfortheconstantvoltageappliedtothedrainofafieldeffecttransistor,inreferencetoground. FieldEffectTransistorsinGateCircuits LowInput Let’sconnectthisgatecircuittoapowersourceandinputswitch,andexamineitsoperation.PleasenotethattheseIGFETtransistorsareE-type(Enhancement-mode),andsoarenormally-offdevices. Ittakesanappliedvoltagebetweengateanddrain(actually,betweengateandsubstrate)ofthecorrectpolaritytobiasthemon. TheuppertransistorisaP-channelIGFET.Whenthechannel(substrate)ismademorepositivethanthegate(gatenegativeinreferencetothesubstrate),thechannelisenhancedandcurrentisallowedbetweensourceanddrain. So,intheaboveillustration,thetoptransistoristurnedon.Thelowertransistor,havingzerovoltagebetweengateandsubstrate(source),isinitsnormalmode:off. Thus,theactionofthesetwotransistorsaresuchthattheoutputterminalofthegatecircuithasasolidconnectiontoVddandaveryhighresistanceconnectiontoground.Thismakestheoutput“high”(1)forthe“low”(0)stateoftheinput. HighInput Next,we’llmovetheinputswitchtoitsotherpositionandseewhathappens: Nowthelowertransistor(N-channel)issaturatedbecauseithassufficientvoltageofthecorrectpolarityappliedbetweengateandsubstrate(channel)toturniton(positiveongate,negativeonthechannel).Theuppertransistor,havingzerovoltageappliedbetweenitsgateandsubstrate,isinitsnormalmode:off. Thus,theoutputofthisgatecircuitisnow“low”(0).Clearly,thiscircuitexhibitsthebehaviorofaninverter,orNOTgate. ComplementaryMetalOxideSemiconductors(CMOS) Usingfield-effecttransistorsinsteadofbipolartransistorshasgreatlysimplifiedthedesignoftheinvertergate.NotethattheoutputofthisgateneverfloatsasisthecasewiththesimplestTTLcircuit:ithasanatural“totem-pole”configuration,capableofbothsourcingandsinkingloadcurrent. Keytothisgatecircuit’selegantdesignisthecomplementaryuseofbothP-andN-channelIGFETs.SinceIGFETsaremorecommonlyknownasMOSFETs(Metal-Oxide-SemiconductorFieldEffectTransistor),andthiscircuitusesbothP-andN-channeltransistorstogether,thegeneralclassificationgiventogatecircuitslikethisoneisCMOS:ComplementaryMetalOxideSemiconductor. CMOSGates:ChallengesandSolutions CMOScircuitsaren’tplaguedbytheinherentnonlinearitiesofthefield-effecttransistors,becauseasdigitalcircuitstheirtransistorsalwaysoperateineitherthesaturatedorcutoffmodesandneverintheactivemode.Theirinputsare,however,sensitivetohighvoltagesgeneratedbyelectrostatic(staticelectricity)sources,andmayevenbeactivatedinto“high”(1)or“low”(0)statesbyspuriousvoltagesourcesifleftfloating. Forthisreason,itisinadvisabletoallowaCMOSlogicgateinputtofloatunderanycircumstances.PleasenotethatthisisverydifferentfromthebehaviorofaTTLgatewhereafloatinginputwassafelyinterpretedasa“high”(1)logiclevel. CMOSProblemswithFloatingInputs ThismaycauseaproblemiftheinputtoaCMOSlogicgateisdrivenbyasingle-throwswitch,whereonestatehastheinputsolidlyconnectedtoeitherVddorgroundandtheotherstatehastheinputfloating(notconnectedtoanything): Also,thisproblemarisesifaCMOSgateinputisbeingdrivenbyanopen-collectorTTLgate.BecausesuchaTTLgate’soutputfloatswhenitgoes“high”(1),theCMOSgateinputwillbeleftinanuncertainstate: SolutiontoFloatingInputs PullupResistors Fortunately,thereisaneasysolutiontothisdilemma,onethatisusedfrequentlyinCMOSlogiccircuitry.Wheneverasingle-throwswitch(oranyothersortofgateoutputincapableofbothsourcingandsinkingcurrent)isbeingusedtodriveaCMOSinput,aresistorconnectedtoeitherVddorgroundmaybeusedtoprovideastablelogiclevelforthestateinwhichthedrivingdevice’soutputisfloating. Thisresistor’svalueisnotcritical:10kΩisusuallysufficient.Whenusedtoprovidea“high”(1)logiclevelintheeventofafloatingsignalsource,thisresistorisknownasapullupresistor: PulldownResistors Whensucharesistorisusedtoprovidea“low”(0)logiclevelintheeventofafloatingsignalsource,itisknownasapulldownresistor.Again,thevalueforapulldownresistorisnotcritical: Becauseopen-collectorTTLoutputsalwayssink,neversource,current,pullupresistorsarenecessarywheninterfacingsuchanoutputtoaCMOSgateinput: MultiplePullupandPulldownResistors AlthoughtheCMOSgatesusedintheprecedingexampleswereallinverters(single-input),thesameprincipleofpullupandpulldownresistorsappliestomultiple-inputCMOSgates.Ofcourse,aseparatepulluporpulldownresistorwillberequiredforeachgateinput: Thisbringsustothenextquestion:howdowedesignmultiple-inputCMOSgatessuchasAND,NAND,OR,andNOR?Notsurprisingly,theanswer(s)tothisquestionrevealasimplicityofdesignmuchlikethatoftheCMOSinverteroveritsTTLequivalent. CMOSNANDGates Forexample,hereistheschematicdiagramforaCMOSNANDgate: NoticehowtransistorsQ1andQ3resembletheseries-connectedcomplementarypairfromtheinvertercircuit.Botharecontrolledbythesameinputsignal(inputA),theuppertransistorturningoffandthelowertransistorturningonwhentheinputis“high”(1),andviceversa. NoticealsohowtransistorsQ2andQ4aresimilarlycontrolledbythesameinputsignal(inputB),andhowtheywillalsoexhibitthesameon/offbehaviorforthesameinputlogiclevels.Theuppertransistorsofbothpairs(Q1andQ2)havetheirsourceanddrainterminalsparalleled,whilethelowertransistors(Q3andQ4)areseries-connected. Whatthismeansisthattheoutputwillgo“high”(1)ifeithertoptransistorsaturates,andwillgo“low”(0)onlyifbothlowertransistorssaturate. CMOSCircuitBehaviorsforAllLogicInputs ThefollowingsequenceofillustrationsshowsthebehaviorofthisNANDgateforallfourpossibilitiesofinputlogiclevels(00,01,10,and11): CMOSANDgate AswiththeTTLNANDgate,theCMOSNANDgatecircuitmaybeusedasthestartingpointforthecreationofanANDgate.Allthatneedstobeaddedisanotherstageoftransistorstoinverttheoutputsignal: CMOSNORGates ACMOSNORgatecircuitusesfourMOSFETsjustliketheNANDgate,exceptthatitstransistorsaredifferentlyarranged.Insteadoftwoparalleledsourcing(upper)transistorsconnectedtoVddandtwoseries-connectedsinking(lower)transistorsconnectedtoground,theNORgateusestwoseries-connectedsourcingtransistorsandtwoparallel-connectedsinkingtransistorslikethis: AswiththeNANDgate,transistorsQ1andQ3workasacomplementarypair,asdotransistorsQ2andQ4.Eachpairiscontrolledbyasingleinputsignal.IfeitherinputAorinputBare“high”(1),atleastoneofthelowertransistors(Q3orQ4)willbesaturated,thusmakingtheoutput“low”(0). Onlyintheeventofbothinputsbeing“low”(0)willbothlowertransistorsbeincutoffmodeandbothuppertransistorsbesaturated,theconditionsnecessaryfortheoutputtogo“high”(1).Thisbehavior,ofcourse,definestheNORlogicfunction. CMOSORGates TheORfunctionmaybebuiltupfromthebasicNORgatewiththeadditionofaninverterstageontheoutput: TTLvs.CMOS:AdvantagesandDisadvantages SinceitappearsthatanygatepossibletoconstructusingTTLtechnologycanbeduplicatedinCMOS,whydothesetwo“families”oflogicdesignstillcoexist?TheansweristhatbothTTLandCMOShavetheirownuniqueadvantages. FirstandforemostonthelistofcomparisonsbetweenTTLandCMOSistheissueofpowerconsumption.Inthismeasureofperformance,CMOSistheunchallengedvictor.BecausethecomplementaryP-andN-channelMOSFETpairsofaCMOSgatecircuitare(ideally)neverconductingatthesametime,thereislittleornocurrentdrawnbythecircuitfromtheVddpowersupplyexceptforwhatcurrentisnecessarytosourcecurrenttoaload.TTL,ontheotherhand,cannotfunctionwithoutsomecurrentdrawnatalltimes,duetothebiasingrequirementsofthebipolartransistorsfromwhichitismade. Thereisacaveattothisadvantage,though.WhilethepowerdissipationofaTTLgateremainsratherconstantregardlessofitsoperatingstate(s),aCMOSgatedissipatesmorepowerasthefrequencyofitsinputsignal(s)rises.IfaCMOSgateisoperatedinastatic(unchanging)condition,itdissipateszeropower(ideally). However,CMOSgatecircuitsdrawtransientcurrentduringeveryoutputstateswitchfrom“low”to“high”andviceversa.So,themoreoftenaCMOSgateswitchesmodes,themoreoftenitwilldrawcurrentfromtheVddsupply,hencegreaterpowerdissipationatgreaterfrequencies. AdvantagesofCMOS ACMOSgatealsodrawsmuchlesscurrentfromadrivinggateoutputthanaTTLgatebecauseMOSFETsarevoltage-controlled,notcurrent-controlled,devices.ThismeansthatonegatecandrivemanymoreCMOSinputsthanTTLinputs.Themeasureofhowmanygateinputsasinglegateoutputcandriveiscalledfanout. AnotheradvantagethatCMOSgatedesignsenjoyoverTTLisamuchwiderallowablerangeofpowersupplyvoltages.WhereasTTLgatesarerestrictedtopowersupply(Vcc)voltagesbetween4.75and5.25volts,CMOSgatesaretypicallyabletooperateonanyvoltagebetween3and15volts! ThereasonbehindthisdisparityinpowersupplyvoltagesistherespectivebiasrequirementsofMOSFETversusbipolarjunctiontransistors.MOSFETsarecontrolledexclusivelybygatevoltage(withrespecttosubstrate),whereasBJTsarecurrent-controlleddevices. TTLgatecircuitresistancesarepreciselycalculatedforproperbiascurrentsassuminga5voltregulatedpowersupply.Anysignificantvariationsinthatpowersupplyvoltagewillresultinthetransistorbiascurrentsbeingincorrect,whichthenresultsinunreliable(unpredictable)operation. TheonlyeffectthatvariationsinpowersupplyvoltagehaveonaCMOSgateisthevoltagedefinitionofa“high”(1)state.ForaCMOSgateoperatingat15voltsofpowersupplyvoltage(Vdd),aninputsignalmustbecloseto15voltsinordertobeconsidered“high”(1).Thevoltagethresholdfora“low”(0)signalremainsthesame:near0volts. DisadvantagesofCMOS OnedecideddisadvantageofCMOSisslowspeed,ascomparedtoTTL.TheinputcapacitancesofaCMOSgatearemuch,muchgreaterthanthatofacomparableTTLgate—owingtotheuseofMOSFETsratherthanBJTs—andsoaCMOSgatewillbeslowertorespondtoasignaltransition(low-to-highorviceversa)thanaTTLgate,allotherfactorsbeingequal. TheRCtimeconstantformedbycircuitresistancesandtheinputcapacitanceofthegatetendtoimpedethefastrise-andfall-timesofadigitallogiclevel,therebydegradinghigh-frequencyperformance. StrategiestoCombattheDisadvantages AstrategyforminimizingthisinherentdisadvantageofCMOSgatecircuitryisto“buffer”theoutputsignalwithadditionaltransistorstages,toincreasetheoverallvoltagegainofthedevice.Thisprovidesafaster-transitioningoutputvoltage(high-to-loworlow-to-high)foraninputvoltageslowlychangingfromonelogicstatetoanother. Considerthisexample,ofan“unbuffered”NORgateversusa“buffered,”orB-series,NORgate: Inessence,theB-seriesdesignenhancementaddstwoinverterstotheoutputofasimpleNORcircuit.Thisservesnopurposeasfarasdigitallogicisconcerned,sincetwocascadedinverterssimplycancel: However,addingtheseinverterstagestothecircuitdoesservethepurposeofincreasingoverallvoltagegain,makingtheoutputmoresensitivetochangesininputstate,workingtoovercometheinherentslownesscausedbyCMOSgateinputcapacitance. REVIEW: CMOSlogicgatesaremadeofIGFET(MOSFET)transistorsratherthanbipolarjunctiontransistors. CMOSgateinputsaresensitivetostaticelectricity.Theymaybedamagedbyhighvoltages,andtheymayassumeanylogiclevelifleftfloating. PullupandpulldownresistorsareusedtopreventaCMOSgateinputfromfloatingifbeingdrivenbyasignalsourcecapableonlyofsourcingorsinkingcurrent. CMOSgatesdissipatefarlesspowerthanequivalentTTLgates,buttheirpowerdissipationincreaseswithsignalfrequency,whereasthepowerdissipationofaTTLgateisapproximatelyconstantoverawiderangeofoperatingconditions. CMOSgateinputsdrawfarlesscurrentthanTTLinputs,becauseMOSFETsarevoltage-controlled,notcurrent-controlled,devices. CMOSgatesareabletooperateonamuchwiderrangeofpowersupplyvoltagesthanTTL:typically3to15voltsversus4.75to5.25voltsforTTL. CMOSgatestendtohaveamuchlowermaximumoperatingfrequencythanTTLgatesduetoinputcapacitancescausedbytheMOSFETgates. B-seriesCMOSgateshave“buffered”outputstoincreasevoltagegainfrominputtooutput,resultinginfasteroutputresponsetoinputsignalchanges.ThishelpsovercometheinherentslownessofCMOSgatesduetoMOSFETinputcapacitanceandtheRCtimeconstanttherebyengendered. RELATEDWORKSHEETS: InsulatedGateField-EffectTransistorsWorksheet CMOSLogicGatesWorksheet TTLNORandORgates TextbookIndex Special-outputGates RelatedContent GateDriverSolutionsforFastSwitchingApplications HalfBridgeandGateDriveMeasurementsandTechniques UniversalLogicGates TheCMOSTransmissionGate CombinationalLogicCircuitDesignandSimulationUsingGates PublishedunderthetermsandconditionsoftheDesignScienceLicense Comments 0Comments Logintocomment Loadmorecomments YouMayAlsoLike Ep.45|The“IdealSwitch”?GE’sSpinoff,MenloMicro,LookstoDisruptthePowerIndustry byDanielBogdanoff ResearchersCollabWithIntel,Googleon“EnergyProcessingUnit” byArjunNijhawan UpdateonWaferFabs:Shortages,Slowdowns,andNewFacilities byBiljanaOgnenova ST’sPowerSupplyControllerAimstoBoostsEnergy-efficiencyforUSBChargers byAbdulwaliyOyekunle DronesandFiberOpticsHelpMonitorVolcanicActivity byArjunNijhawan WelcomeBack Don'thaveanAACaccount?Createonenow. Forgotyourpassword?Clickhere. SignIn Stayloggedin Orsigninwith Facebook Google Linkedin GitHub Continuetosite QUOTEOF THEDAY “ ” -
延伸文章資訊
- 1CMOS Static NAND Gate
CMOS NAND Gate Transient Analysis n. Worst-case situation for low-to-high transition: only one of...
- 2CMOS NAND Gate Circuit Diagram | Working Principle
Fig. 3.3 shows CMOS NAND Gate Circuit Diagram 2-input NAND gate. It consists of two P-channel MOS...
- 3What is a CMOS : Working Principle & Its Applications
CMOS NAND Gate ... The below figure shows a 2-input Complementary MOS NAND gate. It consists of t...
- 4只使用NAND或NOR Gate實現邏輯函數- 電子技術設計
3.最簡單的邏輯閘是NOT。假設我們在討論CMOS電路,那麼一個NOT Gate需要兩個電晶體。NAND和NOR Gate會複雜一些,其每種包含四 ...
- 5CMOS NAND Gates datasheet - Texas Instruments