What is JK Flip Flop? Circuit Diagram & Truth Table

文章推薦指數: 80 %
投票人數:10人

The JK Flip Flop is basically a gated RS flip flop with the addition of the clock input circuitry. When both the inputs S and R are equal to logic “1”, the ... Skiptocontent TheJKFlipFlopisthemostwidelyusedflipflop.Itisconsideredtobeauniversalflip-flopcircuit.ThesequentialoperationoftheJKFlipFlopisthesameasfortheRSflip-flopwiththesameSETandRESETinput. ThedifferenceisthattheJKFlipFlopdoesnottheinvalidinputstatesoftheRSLatch(whenSandRareboth1).TheJKFlipFlopnamehasbeenkeptontheinventornameofthecircuitknownasJackKilby.  ThebasicsymboloftheJKFlipFlopisshownbelow: ThebasicNANDgateRSflip-flopsuffersfromtwomainproblems. Firstly,theconditionwhenS=0andR=0shouldbeavoided. Secondly,ifthestateofSorRchangesitsstatewhiletheinputwhichisenabledishigh,thecorrectlatchingactiondoesnotoccur. ThustoovercomethesetwoproblemsoftheRSFlip-Flop,theJKFlipFlopwasdesigned. TheJKFlipFlopisbasicallyagatedRSflipflopwiththeadditionoftheclockinputcircuitry.WhenboththeinputsSandRareequaltologic“1”,theinvalidconditiontakesplace. Thus,topreventthisinvalidcondition,aclockcircuitisintroduced.TheJKFlipFlophasfourpossibleinputcombinationsbecauseoftheadditionoftheclockedinput.Thefourinputsare“logic1”,‘logic0”.“Nochange’and“Toggle”. ThecircuitdiagramoftheJKFlipFlopisshowninthefigurebelow: TheSandRinputsoftheRSbistablehavebeenreplacedbythetwoinputscalledtheJandKinputrespectively. HereJ=SandK=R.Thetwo-inputANDgatesoftheRSflip-flopisreplacedbythetwo3inputsNANDgateswiththethirdinputofeachgateconnectedtotheoutputsatQandǬ.Thiscross-couplingoftheRSFlip-Flopisusedtoproducetoggleaction.Asthetwoinputsareinterlocked. Ifthecircuitisinthe“SET”condition,theJinputisinhibitedbythestatus0ofQthroughthelowerNANDgate.Similarly,theinputKisinhibitedby0statusofQthroughtheupperNANDgateinthe“RESET”condition. WhenbothJandKareatlogic“1”,theJKFlipFloptoggle. TheTruthTableoftheJKFlipFlopisshownbelow.  JKQǬDescription SameasfortheRSLatch0000MemoryNoChange 0001 0110ResetQ>>0 0101 1001SetQ>>1 1010 Toggle1101Toggle 1110 JKFlipFlopissimilartoRSflipflopwiththefeedbackwhichenablesonlyoneofitsinputterminals.IteliminatestheinvalidconditionwhicharisesintheRSflipflopandputtheinputterminaleithertosetorresetconditiononeatatime. WhenboththeJandKinputsareatlogic“1”atthesametimeandtheclockinputispulsedHIGH,thecircuittogglefromitsSETstatetoaRESETorvisaversa.WhenboththeterminalsareHIGHtheJKflip-flopactsasaTtypetoggleflip-flop. JKflip-flophasadrawbackoftimingproblemknownas“RACE”.TheconditionofRACEarisesiftheoutputQchangesitsstatebeforethetimingpulseoftheclockinputhastimetogoinOFFstate. Thetimingpulseperiod(T)shouldbekeptasshortaspossibletoavoidtheproblemoftiming. Thisconditionisnotpossiblealwaysthusamuch-improvedflip-flopnamedMasterSalveJKFlipFlopwasdeveloped.ThiseliminatesallthetimingproblemsbyusingtwoRSflip-flopconnectedinseries.Oneisforthe“MASTER“circuit,whichtriggersontheleadingedgeoftheclockpulse.Theotheriscalledthe“SLAVE”circuit,whichtriggerswhentheclockpulseisatthefallingedge. Relatedterms: RSFlipFlop DifferenceBetweenLatchandFlipFlop DifferenceBetweenSynchronousandAsynchronousCounter NANDGate LogicGates LeaveaCommentCancelReplyYouremailaddresswillnotbepublished.Requiredfieldsaremarked*Typehere..Name* Email* Website Savemyname,email,andwebsiteinthisbrowserforthenexttimeIcomment. MostSearchedTermsCommonTerms NewAdditions DifferenceBetweenSymmetricandAsymmetricMultiprocessing ElectromagneticFlowMeter DifferenceBetweenChargeandMass DispersioninOpticalFiber TotalInternalReflection(TIR) Categories CircuitTheory Comparisons DCMachines ElectricalDrives ElectricalInstrumentation ElectricalMachines ElectricalMeasurement ElectricalTerms ElectronicInstrumentation ElectronicTerms InductionMotor MagneticCircuit OpticalFiberCommunication PowerSystems SpecialMachines SwitchgearandProtection SynchronousMachines Transformer SocialMedia



請為這篇文章評分?