What is JK Flip Flop? Circuit Diagram & Truth Table
文章推薦指數: 80 %
The JK Flip Flop is basically a gated RS flip flop with the addition of the clock input circuitry. When both the inputs S and R are equal to logic “1”, the ... Skiptocontent TheJKFlipFlopisthemostwidelyusedflipflop.Itisconsideredtobeauniversalflip-flopcircuit.ThesequentialoperationoftheJKFlipFlopisthesameasfortheRSflip-flopwiththesameSETandRESETinput. ThedifferenceisthattheJKFlipFlopdoesnottheinvalidinputstatesoftheRSLatch(whenSandRareboth1).TheJKFlipFlopnamehasbeenkeptontheinventornameofthecircuitknownasJackKilby. ThebasicsymboloftheJKFlipFlopisshownbelow: ThebasicNANDgateRSflip-flopsuffersfromtwomainproblems. Firstly,theconditionwhenS=0andR=0shouldbeavoided. Secondly,ifthestateofSorRchangesitsstatewhiletheinputwhichisenabledishigh,thecorrectlatchingactiondoesnotoccur. ThustoovercomethesetwoproblemsoftheRSFlip-Flop,theJKFlipFlopwasdesigned. TheJKFlipFlopisbasicallyagatedRSflipflopwiththeadditionoftheclockinputcircuitry.WhenboththeinputsSandRareequaltologic“1”,theinvalidconditiontakesplace. Thus,topreventthisinvalidcondition,aclockcircuitisintroduced.TheJKFlipFlophasfourpossibleinputcombinationsbecauseoftheadditionoftheclockedinput.Thefourinputsare“logic1”,‘logic0”.“Nochange’and“Toggle”. ThecircuitdiagramoftheJKFlipFlopisshowninthefigurebelow: TheSandRinputsoftheRSbistablehavebeenreplacedbythetwoinputscalledtheJandKinputrespectively. HereJ=SandK=R.Thetwo-inputANDgatesoftheRSflip-flopisreplacedbythetwo3inputsNANDgateswiththethirdinputofeachgateconnectedtotheoutputsatQandǬ.Thiscross-couplingoftheRSFlip-Flopisusedtoproducetoggleaction.Asthetwoinputsareinterlocked. Ifthecircuitisinthe“SET”condition,theJinputisinhibitedbythestatus0ofQthroughthelowerNANDgate.Similarly,theinputKisinhibitedby0statusofQthroughtheupperNANDgateinthe“RESET”condition. WhenbothJandKareatlogic“1”,theJKFlipFloptoggle. TheTruthTableoftheJKFlipFlopisshownbelow. JKQǬDescription SameasfortheRSLatch0000MemoryNoChange 0001 0110ResetQ>>0 0101 1001SetQ>>1 1010 Toggle1101Toggle 1110 JKFlipFlopissimilartoRSflipflopwiththefeedbackwhichenablesonlyoneofitsinputterminals.IteliminatestheinvalidconditionwhicharisesintheRSflipflopandputtheinputterminaleithertosetorresetconditiononeatatime. WhenboththeJandKinputsareatlogic“1”atthesametimeandtheclockinputispulsedHIGH,thecircuittogglefromitsSETstatetoaRESETorvisaversa.WhenboththeterminalsareHIGHtheJKflip-flopactsasaTtypetoggleflip-flop. JKflip-flophasadrawbackoftimingproblemknownas“RACE”.TheconditionofRACEarisesiftheoutputQchangesitsstatebeforethetimingpulseoftheclockinputhastimetogoinOFFstate. Thetimingpulseperiod(T)shouldbekeptasshortaspossibletoavoidtheproblemoftiming. Thisconditionisnotpossiblealwaysthusamuch-improvedflip-flopnamedMasterSalveJKFlipFlopwasdeveloped.ThiseliminatesallthetimingproblemsbyusingtwoRSflip-flopconnectedinseries.Oneisforthe“MASTER“circuit,whichtriggersontheleadingedgeoftheclockpulse.Theotheriscalledthe“SLAVE”circuit,whichtriggerswhentheclockpulseisatthefallingedge. Relatedterms: RSFlipFlop DifferenceBetweenLatchandFlipFlop DifferenceBetweenSynchronousandAsynchronousCounter NANDGate LogicGates LeaveaCommentCancelReplyYouremailaddresswillnotbepublished.Requiredfieldsaremarked*Typehere..Name* Email* Website Savemyname,email,andwebsiteinthisbrowserforthenexttimeIcomment. MostSearchedTermsCommonTerms NewAdditions DifferenceBetweenSymmetricandAsymmetricMultiprocessing ElectromagneticFlowMeter DifferenceBetweenChargeandMass DispersioninOpticalFiber TotalInternalReflection(TIR) Categories CircuitTheory Comparisons DCMachines ElectricalDrives ElectricalInstrumentation ElectricalMachines ElectricalMeasurement ElectricalTerms ElectronicInstrumentation ElectronicTerms InductionMotor MagneticCircuit OpticalFiberCommunication PowerSystems SpecialMachines SwitchgearandProtection SynchronousMachines Transformer SocialMedia
延伸文章資訊
- 1JK Flip Flop and the Master-Slave JK Flip Flop Tutorial
The JK flip flop is basically a gated SR flip-flop with the addition of a clock input circuitry t...
- 2Latches and Flip-Flops Edge-Triggered D Flip-Flop 邊緣觸發D ...
11.1 Introduction. 11.2 Set-Reset Latch. 11.3 Gated D Latch. 11.4 Edge-Triggered D Flip-Flop. 11....
- 3J-K Flip-Flop - Hyperphysics
The J-K flip-flop is the most versatile of the basic flip-flops. It has the input- following char...
- 4第五章同步序向邏輯同步時脈序向電路
✶SR閂鎖器(SR Latch):由NOR閘所構. 成之SR閂鎖器 ... JK正反器. ✶圖5-12(a)之D輸入端之電路方程式為 ... //JK flip-flop from D flip...
- 5正反器( Flip-Flop) 的邏輯推導 - Frank's 資訊科技潮流站
推導完畢。 J K Flip-Flop 因為Q(t+1) = JQ' + K'Q ...